Projects

Please click on the links below to browse through some of my projects!

RISC-V CPU Design

Fully pipelined RISC-V CPU design (ALU, RegFile, Datapath, Control) in logic gate simulator